Metal gate/dual high-k CMISFETs have attracted much attention to achieve low V t CMISFETs with scaled EOTs [1] [2] . Recently, Mg incorporated high-k dielectrics have been found to be attractive for V t reduction of nMISFETs [3] [4] [5] . However the extent of V t reduction induced by Mg incorporation varied with the reported device fabrication process. Thus then, details of relationship between fabrication process and V t reduction by Mg incorporation must be understood for optimization of the fabrication process of Mg incorporated high-k dielectrics. Therefore, we have investigated the flatband voltage (V fb ) shift dependence on device fabrication process.
Introduction
Metal gate/dual high-k CMISFETs have attracted much attention to achieve low V t CMISFETs with scaled EOTs [1] [2] . Recently, Mg incorporated high-k dielectrics have been found to be attractive for V t reduction of nMISFETs [3] [4] [5] . However the extent of V t reduction induced by Mg incorporation varied with the reported device fabrication process. Thus then, details of relationship between fabrication process and V t reduction by Mg incorporation must be understood for optimization of the fabrication process of Mg incorporated high-k dielectrics. Therefore, we have investigated the flatband voltage (V fb ) shift dependence on device fabrication process. Fig. 1 shows the sample fabrication process employed in this study. After IFL formation, HfO 2 was deposited as the base high-k dielectric using atomic layer deposition (ALD) technique and post deposition annealing (PDA) was performed at 850 ºC. Next, Mg was deposited with a physical vapor deposition (PVD) technique and a subsequent oxidation in an O 2 ambient at R.T. was performed. After this MgO deposition, post cap-layer deposition annealing (PCA), was applied at several temperatures for 5 seconds in an N 2 ambient. Then, TiN and poly-Si were deposited using PVD and CVD technique, respectively. After gate electrodes ware formed by dry etching, extension and source/drain region were formed by ion implant and spike RTA at 1000ºC. EOT and V fb are extracted using "MIRAI-ACCEPT" [6] . 
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Results and Discussion
Conclusion
The extent of V fb shift by incorporating MgO into HfO 2 /IFL gate dielectric with PCA depends strongly on both the PCA temperature and the IFL thickness. Low PCA temperature is required to achieve a large V t reduction, maintaining a small EOT with thin IFL for the 32 nm node and beyond. 
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